Analysis of a Novel Four-Level DC/DC Boost Converter by Corzine, Keith & Majeethia, Sonal K.
Missouri University of Science and Technology 
Scholars' Mine 
Electrical and Computer Engineering Faculty 
Research & Creative Works Electrical and Computer Engineering 
01 Jan 1999 
Analysis of a Novel Four-Level DC/DC Boost Converter 
Keith Corzine 
Missouri University of Science and Technology 
Sonal K. Majeethia 
Follow this and additional works at: https://scholarsmine.mst.edu/ele_comeng_facwork 
 Part of the Electrical and Computer Engineering Commons 
Recommended Citation 
K. Corzine and S. K. Majeethia, "Analysis of a Novel Four-Level DC/DC Boost Converter," Conference 
Record of the 1999 IEEE Industry Applications Conference, 1999. Thirty-Fourth IAS Annual Meeting, 
Institute of Electrical and Electronics Engineers (IEEE), Jan 1999. 
The definitive version is available at https://doi.org/10.1109/IAS.1999.806007 
This Article - Conference proceedings is brought to you for free and open access by Scholars' Mine. It has been 
accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized 
administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including 
reproduction for redistribution requires the permission of the copyright holder. For more information, please 
contact scholarsmine@mst.edu. 
I 
,Analysis of a Novel Four-Level DCDC Boost Converter 
K.A. Corzine, Member, IEEE and S.K. Majeethia, StudentMember, IEEE 
Electrical Engineering Department 
University of Wisconsin - Milwaukee 
3200 N. Cramer Street 
Milwaukee, WI 5321 1 
AbsIrmd - In this paper, novel twoquadrant buckhost and one- redundant inverter switchmg states [lo]. However, for inverters 
quadrant boost four-level Den#= converters are introduced. The with a higher number of levels, the voltage balancing through 
primary application for these converters is that of interfacing a low mlumbnt state selection limits the output voltage to 50% Of the 
voltage DC source, such as a fuel cdl or battery, to a high-voltage maximum [12,13]. For this reason, some systems incorporate 
four-level inverter. One important feature of the four-level DC/DC auxhry DC/DC converters for capacitor voltage balancing [ 14- 
converters proposed herein is the ability to perform the power 17. Some interesthg three-level boost DUDC converters have 
conversion and balance the inverter capaator voltages been pmposed for systems that are powered h m  a low-voltage 
simultaneously. With the capacitor voltage balancing, it is possible s o w  such as a httery, fuel cell, or Supemnducting Magnetic 
to obtain the full voltage from the inverter. For the boost converter, Energy Storage (SMES) [ 18-20]. In this paper, a novel four-level 
the steady-state and Non-Linear Average-Value 0models are D(YDC converter is presented The standard steady-&& and 
developed. The NLAM is verified against a detailed simulation of a average-value modeling techniques are applied to this new 
four-level converterhverter drive system converter. Detailed and averagevalue model simulation 
demonstrates the converter performance. 
Keywords: Multi-level converters, four-level converters, DC/DC 
regulated control. 
converters, averagevalue modeling, triangle modulation, current- U. PROPOSEDFOUR-LEVEL~/~ CONVERTER 
A. Converter Descnphon 
I. INTRODUCTION 
Figure 1 shows the novel four-level twoqwdmnt converter 
The general trend in power electronics devices has been to proposed herein. This converter can operate as a boost or buck 
switch power semiconductors at inmasingly high frequencies in converter depending on weather the DC source vk is supplying or 
order to minimize harmonics and reduce passive component absorbing power respectively. For many applications, bi- 
sizes. However, the increase in switching frequency increases the directional power flow is not necessary and the semiconductor 
switching losses which become especially siguiiicint at high parts count canbe reduced to the topology shown in Figure 2. In 
power levels. Seveml methods for decreasing switching losses a standard boost converter, one transistor and one diode are used 
have been proposed including constmain gmnantinvertersand for the bor In this new topology, two 
multi-level inverters [ 11. ‘ additional &amistors are added in order to provide additional 
Resonatlt inverters avoid switching losses by ackiing an LC switching states that cau be used to balanm the capacitor 
resonant circuit to the hard switched inverter topology. The voltages. It should be pointed out that although there are three 
inverter transistors can be switched when their voltage or current times as many transistors as with a standard boost converter, the 
@ m, $us mitimg witching losses. Examples of this type of switches are rated at. 1/3 of the DC voltage and thus the overall 
merter mlude the resonant DC link [2], and the A w h y  semiconductor cost is roughly the same. Figure 3 shows the 
Resonant commutated Pole inverter (ARCP) [3,4]. One possible switching states of the four-level DUDC converter. 
disadvantage ofresonant inverters is that the added resonant StatesOand4arethetwostatestypicallyusedforDUDCboost 
circuitry will increase the complexity and cost of the inverter conversion. Due to the nature of the motor impedance load and 
control. Furthermore, high IGBT switchjng edge rates can create the switching of the four-level inverter transistorS, the voltage of 
switch level control problems. the center capmitor v,2 tends to discharge to zero in this system. 
Multi-level inverters offer another approach to reducing 
switching losses. In particular, these converters offer a high 
n~berofswitchingstatessothattheinverteroutputvoltagecan & ry? 
be “stepped“ in smaller increments [5-111. This allows mitigation 
of harmonics at a low switching fresuencies thereby reducing 
switching losses. In additioq EMC m- are reduced through 
the lower common mode current facilitated by lower dv/dt’s 
produced by the smaller voltage steps. One disadvantages of 
these techniques are that they require a high number of switchmg 




they must be &lied h m  isohid DC voltage sources or a bank 
of series capacitors with balanced voltages. In systems where 
isolated DC sources are not @cal, capacitor voltage Mancing 
becomes the principal limitafion for multi-level ’ 
One of the most in- mdti-levTZ$Zirs is the - 
diode clamped th&-l&el inverter [5,7,8,10]. It has been well 
established that the DC capacitor voltages can be read@ 
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Figure 2. Proposed 4-level one-quadrant boost converter. 
Forthismson, state 1 is inseaedinthe switching sequence in 
order to increase the charge on the center capacitor. A secondary 
oal of this converter is to balance the voltages on the upper and 



















level inverters, states 2 and 3 can be added to ensure this balance. 
B. Switching Sequence 
One advanQge of multi-level Dc/M= power conversion is a 
reduction in the inductor current ripple when co- to a 
standard Dc/Dc converter. For the threelevel Dc/Dc 
converter, a reduction in current ripple can be accomplished by 
defining the switching sequence as a function of the input and 
output voltages [ 18-20]. In the case of the four-level converter, it 
is not possible to reduce the current ripple for all operating 
conditions and simultanmusly balance the capacitor voltages. 
Thdore,  one sequence has been chosen with the ective of 
sequence suggested for this converter is 0 - 1 - (2 or 3) - 4 - (2 or 
3) - 1 - 0. The state diagram for this sequence is shown in Figure 
4. Note that this sequence is similar to that of a standard DUDC 
converter with two additional switching states. Two additional 
duty cycles are defined in the sequence timing for control of the 
additional states. The timing sequence is deiinedby 
balancing the capacitor voltages. The overall switc d%n ' g state 
0, o I r < d , T  
1, 
2/3, 
d]T I t  < (d, + d2)T 
(d, + d 2 ) T $ t < ( d l  + d ,  +d,)T (1) I state = 
4, (dl + d ,  + d & S . t < T  
where 4, d2, and d3 are the controller duty cycles and T is the 
total time spent in the switching states. The remainder of the 
sequence is to reverse the order spending the same amount of 
time in each state as before. Therefore, the total time of the 
switching controller is T, = 2T. 
The amount of time spent at the particular switching state can 
be c~ntrolled depending on the desired output voltage and the 
capacitor voltage imbalance. For example, the time spent at 
switching state 1 can be increased in order to increase the voltage 
acrossthecentercapacitor. Thetimespentatstates2and3can 
be controlled to maintain the voltage balance between the upper 
and lower capacitors. The choice as to which state to switch to 
during the sequence (2 or 3) is made depending on which ofthe 
two capacitor voltages vcI or vc3 is u n a &  with respect to 
the other. 
C. Steady-State Modeling 
As with other types of IXXX converters, it is instructive to 
perform a steadystate analysis of the converter driving a resistive 
load [18-211. In the case of the four-level boost converter, the 
circuit topology is that of Figure 5. Since the goal of this 
converter is to equalize the capacitor voltages, it will be assuned 
that the controller duty cycles have been set so that the capacitor 
voltages are equal, or 
; 3 
Figure 4. Four-level converter switching sequence. 
Figure 3. Four-level one-quadrant converter switching states. 
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Figure 5. Four-level converter with resistive load. 
V C  
3 
vcl = vc2 = vc3 = -. 
It will alsobe assumed that&>& so that switching state 3 is used 
during the time when there is a choice between states 2 and 3. 
The resulting inductor current waveform is shown in Figure 6. 
For steady-state periodic operatio& it is necessary that the 
average inductor voltage be zero. From this reqkment, the 
output to input voltage ratio can be detennhed as 
(3) 
vdc I-dl  - t d 2 - 1 d  3 3  * 
Assuming that the converter losses are negligible, the average 
inductor current can be found from the output power and input 
. vc 1 -= 
. .  
voltage as 
From the load w o n k  and the hct that the average capacitor 
cuirents must be zero, it can be shown that the steady-state 
currents, defined in Figure 6, are 
Figure 6. Steady-state inductor current waveform. 
. I  
By waveform symmetry, 
I4 = 2 ' ~ ~ ~  -I3 
1 5  = 21Lavg -12 
For design purposes, it is often desirable to calculate the inductor 
current ripple AL. From (5-IO), it can be seen that 
Note that the maximum current (I,, 12, or 4) depends on the shape 
of the inductor current and thus depends on the DC input and 
capacitor voltages. Regardless of which current is the maximum, 
it can be seen that the inductor current ripple decreases with 
increasing switching kquency, inductance, and load resistance 
as is typical of DC/DC converten. 
It may be desirable to calculate the mpmd duty cycles for a 
given set of load resistances. In this case, setting the avemge 
capacitor currents to zero yields three equations which can be 
solved for duty cycles resulting in 
The steady-state model equations presented herein have been 
verified through the use of detailed computer simulation. 
Although the steady-state model is usem for design calculations, 
a dynam~c model is needed for evaluating system transient 
performance. 
D. Non-Linear Average-Value Modeling 
The general conoept of Non-Linear Average-Value Models 
("s) is that the high-frequency switching of the power 
1966 
0 determining the dependant source equations are shown in Figure 8 with the assumption that vc$vcl and state 3 is not used Ifthe 
inductor current ripple is neglected, the average-value equations 
Figure 7. Converter average-value model structure. 
I b 
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In most motor control systems, the commanded phase currents 
are determined from the desired torque. A regulating conml then 
generates commanded motor phase voltages based on the 
commanded currents. In general, these commanded voltages can 
be expresses as 
1967 
Figure 9. Four-level in-verter topology. 
Figure 10. Equivalent switching of the four-level inverter. 
By comparing (33135) to (26-28), it & be seen that the desired 
voltage magnitude and phase angle can be set by selecting m and 
0, in (29-31). Typically, (29-31) are normaljzed to the DC 
voltage v,. This yields duty cycles defined by 
(28) d, = i [1+ ~cos(0 , )  - 7cos(30,)] (36) 
where v,* is the commanded RMS phase voltage and 0, is the 
controller electrical angle. It can be noted-hm (23-25) that there 
commanded motor phase voltages. "'his is due to the fact that 
. common-mode terms in-the line-to-ground voltages will cancel 
when evaluating (23-25). One method of obtaining the desired 
motor phase voltages is to command line-to-ground voltages with 
Using this method, :the line-@ground voltages can be 
the m m  voltage to be obtained h m  the herter 1241. switching 
p h a s e ~ t y c y c l e i s ~ g ~ ~ b y  commandedas 
then the PWM switching will-be between levels sa=la and 
sa=la+l. If the clock frecruency of the PWM controller is T, then 
the a-phase switching states for one cycle are 
2 
is no unique set of line-to-ground~voltages for a given set of d b  = [I+ mCOS(ec - 9)- 7 COS(38, )] (37) 2 
1 
d, =-[l+mcosb, + ~ ) - - ~ c o s ( W C ) ] .  (38) 
. a thirdharmonic term. It has been shown that this method allows ne duty cycles can then be irdegeri~ed to &-e the 
for the PWM control. For example, if the a- 
2. 
: 




vig = :[I mcos(8, - %)- cos(38, )] - - _  
L . 1  
I ,  +1, OSt<(3d, -laps 
(40) -vfg = L[l + mcos(8, + %)- ~cos(38,)] (31) sa  = {  I , ,  (3d, -laps S t l T ,  2 
where m is the modulation index that has a range of - 
(32) 
in order to avoid over-modulation. Assuming that the 
commanded voltages are obtained by the PWM control, the fast- 
averages of the resulting motor phase voltages are 
(33) 
2 - -  . . I  
' osms7T 
A mv, vas = -COS(B,) 
- 2  
L 
For the purposes of system model comparison, an average- 
value model of the four-level inverter has been developed The 
structure of the a-phase of the average-value model is shown in 
Figure 11. Figure 12 shows the first step in the derivation of the 
average-value model dependant source equations. Therein, the 
modulation dutyqcle is plotted versus the controller electrical 
angle. The fimctions sl, sz, and s3 represent the percent of time 
that the a-phase is switched to junctions d1, d2, and d3 
respectively. These switching functions are related to the a-phase 
duty cycle as shown in Figure 12. Using thae switching 
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Table I. Induction motor parameten 
r, = 0.4 R P=4  r,'= 0.227 R 
. 4=5.7mH L,=64.4mH L1,.'=4.6mH 
I -  
Figure l l .  Average-value model of the four-level inverter. \ / . -  0 '  
ik1a =sl im 
i d l a  =sl im 
ikla =slim. (43) 
For the average-value model to have variables which are constant 
in the steady-state, it is necessary to relate the a-phase current to 
the induction motor q- and d-axis currents in the controller 
reference fixme. This relationship is given by [23] 
s, 
Figure 12. A-phase duty cycle and switching functions 
(44) o f  the four-level inverter. 
N. FOUR-LEVEL SYSTEM SMULATIONS 
Detailed and NLAM based simulations were performed on the 
converter / inverter system shown in Figure 2. The induction 
motor used in these studies is a 3.7kW machine with the 
pameten listed in Table I [23]. 
The induction motor is operating at a constant speed of 183.3 
radlsec and a constant electrical fresuency of 60 Hz ensured by 
setting 
e, = 2 R f t  (45) 
in the inverter control. The modulation index m is stepped fiom 
0.6 to 1.13 resulting in a step change in applied voltage on the 
motor. For the detailed simulation, the PWM switching period is 
set to Ts=O. 185 ms. 
The Ms/Dc converter regulates the DC voltage supplied to the 
inverter and maimins capacitor voltage balance through 
controlling the duty cycles dl, d2,. and d3. This control on be 
challenging since the system 1s Multi-Input MultiUutpt 
(MMO). A MlMO control design may be the work of future 
research in this area. For the sludiks presented herein, a 
strai@omard Proportional plus Integral (PI) control was used. 
L 
d l  = Kple l  + K i l  q d t  1 
d ,  = KpZe2 + Ki2 e2dt I (47) 
where the emrs el and e2 are defined by 
(48) el = v, - v ,  
e2 = vc2 - vc2 .  (49) 
The commanded converter output voltage v,* was set to a 
constant value of 3 18 V. The commanded voltage on the center 
capacitor was set to 
* 
* 
* 1  
vc2 =P  
The third duty cycle was set to a constant value of dfo.05. For 
this study, the PI controller gains  we^ set to the values listed in 
Table 11. 
1969 
The DC input voltage was vk=150 V and the controller switching Figures 13 and 14 show the sirnulaton results for the detailea 
period was T,=O.l ms. The converter inductance value was and NLAM models respectively. As can be see% the capacitor 
L=10 mH. The capacitor values were unevenly distributed so voltages drop when the inverter modulation index is haeased. 
that the voltage ripple of all capacitors would be roughly the The regulating control on the DCDC converter then controls the 
same in the detailed model. The values used were C1=C~9900 duty cycles so that the capacitor voltages return to their desired 
pF and Cy3300 pF. values. The inductor current increases as the power to the motor 
200 1 
100 
m=0.6 j m=1.13 
2oo 1 
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Figure 13. Detailed model prediction of system performance Figure 14. NLAM model prediction of system performance 
during a step change in modulation index. during a step change in modulation index. 
1970 
increases. Notice from'the detailed model that there ate two 
components to the inductor current ripple. One component is due 
to the converter switching and the other is due to the capacitor 
voltage ripple. Figures 13 and 14 also display the controller duty 
cycles. Note that for m4.6, the duty cycle dl is v g r  low. This 
suggests an alternate switching sequence'for m4.6 where the 
switching state 0 is eliminated and the inductor current r i d e  is 
duced as compared to a standadboost converter. 
V. CONCLUSION 8 
A novel four-level DCIDC converter has been imodud,  The 
main obJective of this converter is to supply a four-level diode- 
clamped inverter and provide capacitor voltage balancing as well 
as perform a boost operation. With the capator balancing 
conmlled by the converter, the inverter can be operated up to its 
full output voltage (as compared to 50% of full output voltage 
when balancing the capwiton tiith the inverter switching). 
Steady-state and average-value modeling of the proposed 
converter is presented. A simulation study on the converter / 
inverter system demonstrates that the average-due model 
@don compares favorably to a detailed simulation. 
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